Popular Tags

Digital Techniques

BI 1372

New

Digital Techniques

According to New Revised 'E' Scheme

Rs.215

Contents

1. INTRODUCTION TO DIGITAL TECHNIQUES

1.1 Introduction

1.2 Signals

1.3 Analog to Digital Conversion (Generation of Digital Signal)

1.4 Electronic Circuit

1.5 DIGITAL ICs

1.6 Number System

1.7 1’s and 2’s Complement Method

1.8 Binary Arithmetic

1.9 CodeS

2. LOGIC GATES AND BOOLEAN ALGEBRA

2.1 Introduction

2.2 Important Terms of Logic Systems

2.3 Logic Gate

2.4 TTL and CMOS logic gate ICs and their pin configuration

2.5 Boolean Algebra

2.6 De Morgan’s Theorems

2.7 Duality Theorem

3. COMBINATIONAL LOGIC DESIGN /CIRCUITS

3.1 INTRODUCTION

3.2 Simplification and construction of Boolean expression using Boolean Algebra

3.3 Standard Representations for logical functions (SOP AND POS)

3.4 K - Map representation and minimization (for 2, 3 and 4 variables)

3.5 Concept of Adders / Subtractors

3.6 Multiplexers (Mux)

3.7 Demultiplxer (Demux)

3.8 Encoder

3.9 Decoder

3.10 Parity Generator/Checker

3.11 Digital Comparator

3.12 Arithmetic Logic Unit (ALU)

4. FLIP-FLOPS AND SEQUENTIAL LOGIC DESIGN

4.1 Introduction

4.2 One -bit memory Cell (Flip-Flops)

4.3 Clock signal

4.4 R-S Flip-Flop using NAND gates

4.5 clocked S-R Flip-Flop using NAND gates

4.6 J-K Flip-Flop

4.7 Triggering Methods

4.8 Master-Slave J-K Flip-Flop (M-S J-K Flip-Flop)

4.9 D and T flip-flops

4.10 Applications of Flip-flop

4.11 Counter

4.12 Asynchronous Counter

4.13 MOD-N Counter

4.14 Synchronous Counter

4.15 Shift Register

4.16 Types of Shift Registers

4.17 Applications

4.18 Ring Counter

4.19 Comparisons

5. MEMORIES

5.1 Introduction

5.2 Memory operation

5.3 Classification OF Memories

5.5 Random Access Memory (RAM)

5.6 Comparisons

6. A-D AND D-A CONVERTERS

6.1 Introduction

6.2 Digital to Analog Converters (DAC)

6.3 DAC Specifications

6.4 Analog to Digital Converters (ADC)

No customer comments for the moment.

Write a review

Digital Techniques

Digital Techniques

According to New Revised 'E' Scheme